




# Cramming the H into HBM

Vignesh Raja Balu, Dr S. M. Rezaul Hasan  
Centre for Research in Analogue and  
VLSI Microsystem Design,  
Massey University Auckland, New Zealand

Norbert Abel  
High Performance Computing Research Lab  
Auckland University of Technology, New Zealand


14<sup>th</sup> February 2019 - C4SKA @ AUT



# High Bandwidth Memory (HBM)




- HBM is a new type of memory chip.
- Vertically stacked memory chips interconnected by Through Silicon Vias (TSV).
- Low power consumption.
- Ultra wide communication lanes.
- Faster speed.
- Less Area.






# Stacked Silicon Interconnect (SSI)

- 3-D Packaging approach
- Combines multiple Super Logic Region (SLR) components mounted on a passive Silicon Interposer.
- SLR contains
  - Input LUTs, Registers, I/O components, Block Memory, DSP blocks, etc...
- Multiple SLR components are stacked next to each other to create the SSI device.




# FPGA with HBM

Virtex Ultrascale+ xcvu37p



- HBM is added as a slice.
- SLR0 serves as a master.
- HBM comes with DA ports which have to be routed to BGA balls.


# HBM in virtex ultrascale + devices



- Divided into two 1024-bit wide HBM stacks.
- Each stack is split into eight independent memory channels.
- Each Memory channels has two 64-bit pseudo channels.
- Each memory channel can be operate at an independent clock rate.
- AXI3 Protocol is used.
- It has a  $16 \times 16$  AXI crossbar switch.

# Basic AXI transactiton

- The AXI (Advanced eXtensible Interface) is a point to point interconnect that designed for high performance, high speed microcontroller systems.
- It avoids bus sharing and therefore allow higher bandwidth and lower latency.
- The procedure for the AXI protocol is as follows:
  - Master & slave must “handshake” to confirm valid signals
  - Transmission of control signal must be in separate phases
  - Separate channels for transmission of signals
  - Continuous transfer may be accomplished through burst-type communication



# AXI HBM Customize IP – HBM Configuration Selection Tab



**HBM Configuration Selection** Example Design Options Address Map Options Reorder, Refresh and Power Savings 0 4 ▶ ☰

Component Name

HBM Density  Select Stack

Total Available Memory(MB)

Enable Switch 0/Global Addressing Stack 0

Enable & Configure all MCs to Same Value?

**Memory Clocking**

HBM Memory Frequency for Stack0 (MHz)  [225 - 900]

PLL Reference Input Clock 0 (MHz)

**APB Clocking**

APB Interface 0 Clock (MHz)  [50 - 100]

Temperature Polling Interval on APB-0 (ms)  [1.0 - 1000.0]

**Select MC's to Enable for Stack0**

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

**Select AXI Slaves to Enable for Stack 0**

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07

SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15


**Switch Clock Select 0**

Clock Select 0

**Select Line Rate for each MC of Stack 0**

MC0

# AXI HBM Customize IP – HBM Configuration Selection Tab



Enable Switch 0/Global Addressing Stack 0

Enable & Configure all MCs to Same Value?

**Memory Clocking**

HBM Memory Frequency for Stack0 (MHz)  [225 - 900]

PLL Reference Input Clock 0 (MHz)

**APB Clocking**

APB Interface 0 Clock (MHz)  [50 - 100]

Temperature Polling Interval on APB-0 (ms)  [1.0 - 1000.0]

**Select MC's to Enable for Stack0**

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

**Select AXI Slaves to Enable for Stack 0**

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07

SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

Switch Clock Select 0



# AXI HBM Customize IP – HBM Configuration Selection Tab



Enable Switch 0/Global Addressing Stack 0

Enable & Configure all MCs to Same Value?

**Memory Clocking**

HBM Memory Frequency for Stack0 (MHz)  [225 - 900]

PLL Reference Input Clock 0 (MHz)

**APB Clocking**

APB Interface 0 Clock (MHz)  [50 - 100]

Temperature Polling Interval on APB-0 (ms)  [1.0 - 1000.0]

**Select MC's to Enable for Stack0**

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

**Select AXI Slaves to Enable for Stack 0**

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07

SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

# AXI HBM Customize IP – HBM Configuration Selection Tab



Enable Switch 0/Global Addressing Stack 0

Enable & Configure all MCs to Same Value?

**Memory Clocking**

HBM Memory Frequency for Stack0 (MHz)  [225 - 900]

PLL Reference Input Clock 0 (MHz)

**APB Clocking**

APB Interface 0 Clock (MHz)  [50 - 100]

Temperature Polling Interval on APB-0 (ms)  [1.0 - 1000.0]

**Select MC's to Enable for Stack0**

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

**Select AXI Slaves to Enable for Stack 0**

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07

SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

# AXI HBM Customize IP – HBM Configuration Selection Tab



**HBM Configuration Selection** Example Design Options Address Map Options Reorder, Refresh and Power Savings

Component Name

HBM Density

Total Available Memory(MB)

Enable Switch 0/Global Addressing Stack 0

Enable Switch 1/Global Addressing Stack 1

Enable & Configure all MCs to Same Value?

**Select MC's to Enable for Stack0**

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

**Select MC's to Enable for Stack1**

MC 8  MC 9  MC 10  MC 11  MC 12  MC 13  MC 14  MC 15

**Select AXI Slaves to Enable for Stack 0**

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07


SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

**Select AXI Slaves to Enable for Stack 1**

SAXI\_16  SAXI\_17  SAXI\_18  SAXI\_19  SAXI\_20  SAXI\_21  SAXI\_22  SAXI\_23

SAXI\_24  SAXI\_25  SAXI\_26  SAXI\_27  SAXI\_28  SAXI\_29  SAXI\_30  SAXI\_31

# AXI HBM Customize IP – HBM Configuration Selection Tab



## Select MC's to Enable for Stack0

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

## Select MC's to Enable for Stack1

MC 8  MC 9  MC 10  MC 11  MC 12  MC 13  MC 14  MC 15


## Select AXI Slaves to Enable for Stack 0

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07  
 SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

## Select AXI Slaves to Enable for Stack 1

SAXI\_16  SAXI\_17  SAXI\_18  SAXI\_19  SAXI\_20  SAXI\_21  SAXI\_22  SAXI\_23  
 SAXI\_24  SAXI\_25  SAXI\_26  SAXI\_27  SAXI\_28  SAXI\_29  SAXI\_30  SAXI\_31

# AXI HBM Customize IP – HBM Configuration Selection Tab



## Select MC's to Enable for Stack0

MC 0  MC 1  MC 2  MC 3  MC 4  MC 5  MC 6  MC 7

## Select MC's to Enable for Stack1

MC 8  MC 9  MC 10  MC 11  MC 12  MC 13  MC 14  MC 15

## Select AXI Slaves to Enable for Stack 0

SAXI\_00  SAXI\_01  SAXI\_02  SAXI\_03  SAXI\_04  SAXI\_05  SAXI\_06  SAXI\_07  
 SAXI\_08  SAXI\_09  SAXI\_10  SAXI\_11  SAXI\_12  SAXI\_13  SAXI\_14  SAXI\_15

## Select AXI Slaves to Enable for Stack 1

SAXI\_16  SAXI\_17  SAXI\_18  SAXI\_19  SAXI\_20  SAXI\_21  SAXI\_22  SAXI\_23  
 SAXI\_24  SAXI\_25  SAXI\_26  SAXI\_27  SAXI\_28  SAXI\_29  SAXI\_30  SAXI\_31

# AXI HBM Customize IP – HBM Configuration Selection Tab



Configuration Selection | Example Design Options | Address Map Options | **Reorder, Refresh and Power Savings Options**

**MCO**

**Traffic Options**

Select Traffic Pattern: User Defined

**Re-order Options**

- Enable Request Re-Ordering
- Enable Coherency in Re-Ordering

Re-Order Queue Age Limit: 0x7f

When enabled, AXI commands in a moving window of up to 64 entries are reordered to optimize performance.

**Re-order Options**


- Enable Request Re-Ordering
- Enable Coherency in Re-Ordering

Re-Order Queue Age Limit

- Enable Close Page Reorder
- Enable Look Ahead Pre-Charge


When enabled, prevents commands addressing same memory row and bank from being reordered. This feature ensures state of memory is only dependent on order of commands received from AXI master and are not affected by command reordering.

# Basic settings required to run the simulation



- Supported simulators: Modelsim, QuestaSim, IES and Verilog Compiler.
- Change the Compiled library location to the location of the compiled library in the installation area.
- In the Simulation tab, in the modelsim.simulate.vsim.more\_options enter +notimingcheck.
  - For Questa simulator, add +notimingchecks in Compilation tab `questa.compile.vlog.more_options` and in the Simulation tab `questa.simulate.vsim.more_options`.
  - For IES simulator, add -notimingchecks in the Elaboration tab `ies.elaboration.ncelab.more_options`.

# Basic settings required to run the simulation



- **Supported simulators: Modelsim, QuestaSim, IES and Verilog Compiler.**
- **Change the Compiled library location to the location of the compiled library in the installation area.**
- **In the Simulation tab, in the modelsim.simulate.vsim.more\_options enter +notimingcheck.**
  - **For Questa simulator, add +notimingchecks in Compilation tab questa.compile.vlog.more\_options and in the Simulation tab questa.simulate.vsim.more\_options.**
  - **For IES simulator, add -notimingchecks in the Elaboration tab ies.elaboration.ncelab.more\_options.**




# Performance Measured

(Mco, saxi\_00, clk - 450 Mhz)



Burst Len	Sequential access pattern (read and write)			Sequential write and Random read access pattern
	Throughput (Gbps)	write only Throughput (Gbps)	read only Throughput (Gbps)	Throughput (Gbps)
1	24 (20%) (12Rd + 12Wr)	54 (47%)	54 (47%)	18 (15%) (9Rd + 9Wr)
2	42 (37%) (21 Rd + 21 Wr)	106 (92%)	105 (91%)	24 (20%) (12Rd + 12Wr)
4	50 (43%) (25 Rd + 25 Wr)	107 (93%)	105 (91%)	46 (40%) (23Rd + 23Wr)
8	84 (73%) (42 Rd + 42 Wr)	107.2 (93%)	105 (91%)	80 (69%) (40Rd + 40Wr)
16	106 (92%) (53 Rd + 53 Wr)	107.2 (93%)	105 (91%)	104 (90%) (52Rd + 52Wr)


# Simulation result for Sequential access pattern (1MB of data, Burst length = 16)



# Simulation result for Random read and Sequential write pattern




(1MB of data, Burst length = 16)



# Simulation result for Random read and Sequential write pattern




(Block size = 1MB , Burst length = 4)



# Simulation result for Random read and Sequential write pattern



(Block size = 1MB , Burst length = 16)



**Questions / Discussion?**

**Thank-you!**